

# Writing parameterized modules

Oprîtoiu Flavius  
flavius.oprîtoiu@cs.upt.ro

October 30, 2025

# Introduction

## Objectives:

- ▶ Datapath and control path separation
- ▶ Understand how to write parameterized modules

### *Datapath*

- Consists of elements processing the data: no decisions are taken
- Typical components: multiplexers, registers, Arithmetic and Logic Units (ALUs), counters
- Construct shared buses using three-state drivers

### *Control path*

- Concerned with decision making
- Described in terms of state machines

**Note:** State-enabled components (such as registers, counters) can be part of the datapath, as well.

# Reusable modules

Reusable modules are defined in terms of *parameters*, which can be redefined. In Verilog 2001 the module's parameters are specified in a dedicated section, marked by #( and ) symbols.

The code below describes a parallel load register with parameterized width (no. of bits) and initialization value (register content after reset or clear).

```
1 module rgst #((
2     parameter w = 8,           //register's width parameter; default of 8
3     parameter iv = {w{1'b0}} //initialization value parameter
4 )(
5     input  clk ,
6     input  rst_b ,           //asynchronous reset; active low
7     input [w-1:0] d,          //input data, on w bits
8     input  ld ,              //synchronous load; active high
9     input  clr ,              //synchronous clear; active high
10    output reg [w-1:0] q      //register's content, on w bits
11 );
13
14     always @ (posedge clk, negedge rst_b)
15         if (!rst_b)
16             q <= iv; //set content to initialization value
17         else if (clr)
18             q <= iv; //set content to initialization value
19         else if (ld)
20             q <= d;
21
22 endmodule
```

## Reusable modules (contd.)

In-line, explicit redefinition of module's parameters, in Verilog 2001, uses the following format:

```
module-name #( .parameter-name(value), ... )
    instance_name ( .port-name(signal), ... )
```

Code below instantiate a 16-bit register, with an initialization value of 0

```
1 rgst #(
2     .w(16)
3 ) registrul (
4     .clk(clk), ...
5 );
```

Code below instantiate a 4-bit register, initialized 15

```
1 rgst #(
2     .w(4),
3     .iv(4'd15)
4 ) registru2 (
5     .clk(clk), ...
6 );
```

## Solved problem

### Constructing a register file using discrete registers

*Exercise:* Construct a 4x8 register file.

*Solution:* An  $M \times N$  **register file** is a storage element organized as an array of **M** registers, each register having **N** bits. It permits simultaneous reading one internal register and writing one internal register (possibly the same).

A register file's interface includes the following connections:


- an  $N$ -bit data input, for writing internal registers (*wr\_data*)
- an  $N$ -bit data output, for reading internal registers (*rd\_data*)
- an input address, selecting the register to be written (*wr\_addr*)
- an output address, selecting the register to be read (*rd\_addr*)
- data write enable signal (*wr\_e*)
- data read enable signal (*rd\_e*)

The enable lines of the writing/reading port are optional. **M** is, typically, of form  $2^k$ : the input/output addresses use  $k$  bits.

## Solved problem (contd.)

Constructing a register file using discrete registers

The interface of a  $4 \times n$  register file is depicted below




For this case, the interface is made up of:

- the writing port (*wr\_data*, *wr\_addr*, *wr\_e*)
- the reading port (*rd\_data*, *rd\_addr*, *rd\_e*)
- clock signal (*clk*)
- reset signal (*rst\_b*)

# Solved problem (contd.)

Constructing a register file using discrete registers


An 4x8 register file with no output enable line:



**Note:** The clock and reset lines were omitted for brevity.

## Three-state driver

Used for connecting several components on a shared line or bus.



Output  $o$  is set to  $i$  when enable line,  $e$ , is active, and to *high impedance* otherwise. An output set to high impedance (symbolized by  $z$ , in Verilog) allows other component to drive the logic level of the shared line or bus it connects to.

The code fragment below demonstrates commanding a signal into high impedance by a control line,  $e$ :


```
1  wire [15:0] data, data_hiz;  
2  assign data_hiz = (e) ? data : 16'bz;
```

Because the high impedance symbol,  $z$ , is the most significant bit of the constant in line 2, it is extended to 16 high impedance bits.

# Solved problem

## Constructing a multiplexer using three-state drivers

An  $n$ -bit 4-to-1 multiplexer, implemented with three-state drivers:



Multiplexer's select input,  $s$ , drives a 1-out-of-4 decoder. The final stage connects all three-state drivers' outputs together.